Part Number Hot Search : 
MS1409 ATION T6000 TDA7057 FR16J02 BZX79B27 R350403A ZH101
Product Description
Full Text Search
 

To Download IRS2183PBF Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  hin up to 600 v to load v cc v b v s ho lo com hin dt v ss lin v cc lin v ss r dt v cc v b v s ho lo com hin lin lin hin up to 600 v to load v cc typical connection half-bridge driver features ? floating channel designed for bootstrap operation ? fully operational to +600 v ? tolerant to negative transient voltage, dv/dt immune ? gate drive supply range from 10 v to 20 v ? undervoltage lockout for both channels ? 3.3 v and 5 v input logic compatible ? matched propagation delay for both channels ? logic and power ground +/- 5 v offset ? lower di/dt gate driver for better noise immunity ? output source/sink current capability 1.4 a/1.8 a irs21834 irs2183 www.irf.com 1 irs2183/irs21834(s)pbf data sheet no. pd60265 (refer to lead assignment for correct pin configuration) these diagrams show electrical connections only. please refer to our application notes and designtips for proper circuit board layout. description the irs2183/irs21834 are high voltage, high speed power mosfet and igbt drivers with dependent high and low side referenced output channels. pro- prietary hvic and latch immune cmos technologies enable ruggedized mono- lithic construction. the logic input is compatible with standard cmos or lsttl output, down to 3.3 v logic. the output drivers feature a high pulse cur- rent buffer stage designed for minimum driver cross-conduction. the floating channel can be used to drive an n-channel power mosfet or igbt in the high side configuration which operates up to 600 v. feature comparison part input logic cross- conduction prevention logic deadtime (ns) ground pins ton/toff (ns) 2181 com 21814 hin/lin no none v ss /com 180/220 2183 internal 5000 com 21834 hin/lin yes program 400-5000 v ss/ com 180/220 2184 internal 5000 com 21844 in/sd yes program 400-5000 v ss /com 680/270 packages 8-lead pdip irs2183 8-lead soic irs2183s 14-lead pdip irs21834 14-lead soic irs21834s
irs2183/irs21834(s)pbf www.irf.com 2 symbol definition min. max. units v b high side floating absolute voltage -0.3 620 (note 1) v s high side floating supply offset voltage v b - 20 v b + 0.3 v ho high side floating output voltage v s - 0.3 v b + 0.3 v cc low side and logic fixed supply voltage -0.3 20 (note 1) v lo low side output voltage -0.3 v cc + 0.3 dt programmable deadtime pin voltage (ir21834 only) v ss - 0.3 v cc + 0.3 v in logic input voltage (hin & lin )v ss - 0.3 v cc + 0.3 v ss logic ground (ir21834 only) v cc - 20 v cc + 0.3 dv s /dt allowable offset supply voltage transient ? 50 v/ns (8-lead pdip) ? 1.0 p d package power dissipation @ t a ? 1.6 (14-lead soic) ? 1.0 (8-lead pdip) ? 125 rth ja thermal resistance, junction to ambient (8-lead soic) ? 200 (14-lead pdip) ? 75 (14-lead soic) ? 120 t j junction temperature ? 150 t s storage temperature -50 150 t l lead temperature (soldering, 10 seconds) ? 300 v c c/w w absolute maximum ratings absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. all voltage param- eters are absolute voltages referenced to com. the thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. note 2: logic operational for v s of -5 v to +600 v. logic state held for v s of -5 v to -v bs . (please refer to the design tip dt97-3 for more details). recommended operating conditions the input/output logic timing diagram is shown in fig. 1. for proper operation the device should be used within the recommended conditions. the v s and v ss offset rating are tested with all supplies biased at 15 v differential. v b high side floating supply absolute voltage v s + 10 v s + 20 v s high side floating supply offset voltage note 2 600 v ho high side floating output voltage v s v b v cc low side and logic fixed supply voltage 10 20 v lo low side output voltage 0 v cc v in logic input voltage (hin & lin) v ss v cc )v ss v cc dt programmable deadtime pin voltage (ir21834 only) v ss v cc v ss logic ground (ir21834 only) -5 5 t a ambient temperature -40 125 c v symbol definition min. max. units note 1: all supplies are fully tested at 25 v and an internal 20 v clamp exists for each supply.
www.irf.com 3 irs2183/irs21834(s)pbf static electrical characteristics v bias (v cc , v bs ) = 15 v, v ss = com, dt= v ss and t a = 25 c unless otherwise specified. the v il , v ih, and i in parameters are referenced to v ss /com and are applicable to the respective input leads: hin and lin. the v o , i o, and ron parameters are referenced to com and are applicable to the respective output leads: ho and lo. symbol definition min. typ. max. units test conditions v ih logic ?1? input voltage for hin & logic ?0? for lin 2.5 ? ? v il logic ?0? input voltage for hin & logic ?1? for lin ? ? 0.8 v oh high level output voltage, v bias - v o ? ? 1.2 i o = 0 a v ol low level output voltage, v o ? ? 0.2 i o = 20 ma i lk offset supply leakage current ? ? 50 v b = v s = 600 v i qbs quiescent v bs supply current 20 60 150 i qcc quiescent v cc supply current 0.4 1.0 1.6 ma i in+ logic ?1? input bias current ? 25 60 hin = 5 v, lin = 0 v i in- logic ?0? input bias current ? ? 1.0 hin = 0 v, lin = 5 v v ccuv+ v cc and v bs supply undervoltage positive going 8.0 8.9 9.8 v bsuv+ threshold v ccuv- v cc and v bs supply undervoltage negative going 7.4 8.2 9.0 v bsuv- threshold v ccuvh hysteresis 0.3 0.7 ? v bsuvh i o+ output high short circuit pulsed current 1.4 1.9 ? v o = 0 v, pw  10 s i o- output low short circuit pulsed current 1.8 2.3 ? v o = 15 v, pw  10 s v a a v a dynamic electrical characteristics v bias (v cc , v bs ) = 15 v, v ss = com, c l = 1000 pf, t a = 25 c, dt = v ss unless otherwise specified. symbol definition min. typ. max. units test conditions t on turn-on propagation delay ? 180 270 v s = 0v t off turn-off propagation delay ? 220 330 v s = 0v or 600v mt delay matching | t on - t off | ?0 35 t r turn-on rise time ? 40 60 t f turn-off fall time ? 20 35 dt deadtime: lo turn-off to ho turn-on(dt lo-ho) & 280 400 520 r dt = 0  ho turn-off to lo turn-on (dt ho-lo) 456 s r dt = 200 k  (ir21834) mdt deadtime matching = | dt lo-ho - dt ho-lo | ? 0 50 r dt =0  ? 0 600 r dt = 200k  (ir21834) ns ns v s = 0 v v cc = 10 v to 20 v v in = 0 v or 5 v
irs2183/irs21834(s)pbf www.irf.com 4 functional block diagrams 2183 lin +5v uv detect delay com lo vcc hin dt vss vs ho vb pulse filter hv level shifter r r s q uv detect deadtime & shoot-through prevention pulse generator vss/com level shift vss/com level shift 21834 lin uv detect delay hin dt vss vs ho vb pulse filter hv level shifter r r s q uv detect deadtime & shoot-through prevention pulse generator vss/com level shift vss/com level shift +5v com lo vcc
www.irf.com 5 irs2183/irs21834(s)pbf 14-lead pdip 14-lead soic irs21834pbf irs21834spbf lead assignments 8-lead pdip 8-lead soic lead definitions symbol description hin logic input for high side gate driver output (ho), in phase (referenced to com for irs2183 and vss for irs21834) logic input for low side gate driver output (lo), out of phase (referenced to com for irs2183 and vss for irs21834) dtprogrammable deadtime lead, referenced to vss. (irs21834 only) vss logic ground (irs21834 only) v b high side floating supply ho high side gate driver output v s high side floating supply return v cc low side and logic fixed supply lo low side gate driver output com low side return IRS2183PBF irs2183spbf 1 2 3 4 8 7 6 5 hin lin com lo v b ho v s v cc 1 2 3 4 8 7 6 5 hin lin com lo v b ho v s v cc 1 2 3 4 5 6 7 1 4 13 12 11 10 9 8 hin lin vss dt com lo v cc v b ho v s 1 2 3 4 5 6 7 1 4 13 12 11 10 9 8 hin lin vss dt com lo v cc v b ho v s
irs2183/irs21834(s)pbf www.irf.com 6 figure 1. input/output timing diagram figure 3. deadtime waveform definitions figure 2. switching time waveform definitions
www.irf.com 7 irs2183/irs21834(s)pbf 0 100 200 300 400 500 -50 -25 0 25 50 75 100 125 temperature ( o c) turn-on propagation delay (ns) typ. max. figure 4a. turn-on propagation delay vs. temperature 0 100 200 300 400 500 10 12 14 16 18 20 supply voltage (v) turn-on propagation delay (ns) figure 4b. turn-on propagation delay vs. supply voltage typ. max. 100 200 300 400 500 600 -50 -25 0 25 50 75 100 125 temperature ( o c) turn-off propagation delay (ns) typ. max. figure 5a. turn-off propagation delay vs. temperature 0 100 200 300 400 500 600 10 12 14 16 18 20 supply voltage (v) turn-off propagation delay (ns) figure 5b. turn-off propagation delay vs. supply voltage typ. max.
irs2183/irs21834(s)pbf www.irf.com 8 0 20 40 60 80 100 120 -50 -25 0 25 50 75 100 125 temperature ( o c) turn-on rise time (ns) typ. max. figure 6a. turn-on rise time vs. temperature 0 20 40 60 80 100 120 10 12 14 16 18 20 supply voltage (v) turn-on rise time (ns) figure 6b. turn-on rise time vs. supply voltage typ. max. 0 20 40 60 80 -50 -25 0 25 50 75 100 125 temperature ( o c) turn-off fall time (ns) typ max. figure 7a. turn-off fall time vs. temperature 0 20 40 60 80 10 12 14 16 18 20 supply voltage (v) turn-off fall time (ns) figure 7b. turn-off fall time vs. supply voltage typ. max.
www.irf.com 9 irs2183/irs21834(s)pbf 1 2 3 4 2 2 1 12 ( ) i() fal1i 1 2 3 4 1 1 2 r (k w ) deadtime (ms) figure 8c. deadtime vs. r dt typ. max. mi n. min. 9 mrr o imn mi n. ir.im.mrr . m. 9 ov) deadtime (ns) figure 8b. deadtime vs. supply voltage typ. max. mi n.
irs2183/irs21834(s)pbf www.irf.com 10 0 1 2 3 4 5 6 10 12 14 16 18 20 v bais supply voltage (v) input voltage (v) 0 1 2 3 4 5 6 -50 -25 0 25 50 75 100 125 temperature ( o c) logic "0" input voltage (v) max. figure 10a. logic "0" input voltage vs. temperature 0 1 2 3 4 5 6 10 12 14 16 18 20 supply voltage (v) logic "0" input voltage (v) figure 10b. logic "0" input voltage vs. supply voltage max. min. 0 1 2 3 4 5 -50 -25 0 25 50 75 100 125 temperature ( o c) high level output (v) max. figure 11a. high level output vs. temperature figure 9b. logic "1" input oltage vs. supply voltage
www.irf.com 11 irs2183/irs21834(s)pbf 0 100 200 300 400 500 -50 -25 0 25 50 75 100 125 temperature ( o c) offset supply leakage current ( m a) max. figure 13a. offset supply leakage current vs. temperature 0.0 0.1 0.2 0.3 0.4 0.5 10 12 14 16 18 20 supply voltage (v) low level output (v) figure 12b. low level output vs. supply voltage max. max. 0.0 0.1 0.2 0.3 0.4 0.5 -50-250 255075100125 temperature ( o c) low level output (v) figure 12a. low level output vs. temperature 0 1 2 3 4 5 10 12 14 16 18 20 supply voltage (v) high level output (v) figure 11b. high level output vs. supply voltage max.
irs2183/irs21834(s)pbf www.irf.com 12 0 100 200 300 400 500 100 200 300 400 500 600 v b boost voltage (v) offset supply leakage current ( m a) figure 13b. offset supply leakage current vs. v b boo s t v o lt ag e max. 0 50 100 150 200 250 -50 -25 0 25 50 75 100 125 temperature ( o c) v bs supply current ( m a) mi n. figur e 14a. v bs supply current vs. temperature typ. max. 0 50 100 150 200 250 10 12 14 16 18 20 v bs floating supply voltage (v) v bs supply current ( m a) figure 14b. v bs supply current vs. v bs floating supply voltage typ. max. mi n. 0 1 2 3 4 5 -50 -25 0 25 50 75 100 125 temperature ( o c) v cc supply current (ma ) min. fig ur e 15a. v cc supply current vs . tem perature typ. m ax.
www.irf.com 13 irs2183/irs21834(s)pbf 0 1 2 3 4 5 10 12 14 16 18 20 v cc supply voltage (v) v cc supply current (ma ) fig ur e 15b. v cc supply current vs . v cc supply voltage 0 20 40 60 80 100 120 -50-25 0 255075100125 temperature ( o c) logic "1" input bias current ( m a) figure 16a. logic "1" input bias current vs. temperature typ. max. 0 20 40 60 80 100 120 10 12 14 16 18 20 supply voltage (v) logic "1" input bias current ( m a) figure 16b. logic "1" input bias current vs. supply voltage typ. max. 0 1 2 3 4 5 -50 -25 0 25 50 75 100 125 temperature ( o c) logic "0" input bias current ( m a) max. figure 17a. logic "0" input bias current vs. temperature
irs2183/irs21834(s)pbf www.irf.com 14 0 1 2 3 4 5 10 12 14 16 18 20 supply voltage (v) logic "0" input bias current ( m a) figure 17b. logic "0" input bias current vs. supply voltage max. 6 7 8 9 10 11 12 -50 -25 0 25 50 75 100 125 temperature ( o c) v cc and v bs u v t h r e s hold ( + ) ( v ) mi n. figure 18. v cc and v bs undervoltage threshold (+) vs. temperature typ. max. 6 7 8 9 10 11 12 -50 -25 0 25 50 75 100 125 temperature ( o c) v cc and v bs uvthreshold (-) (v) mi n. figure 19. v cc and v bs undervoltage threshold (-) vs. temperature typ. max. 0 1 2 3 4 5 -50 -25 0 25 50 75 100 125 temperature ( o c) output source current (a) mi n. figure 20a. output source current vs. temperature typ.
www.irf.com 15 irs2183/irs21834(s)pbf 1 2 3 4 1 12 14 1 18 2 s() s(a) f2s s m 1 2 3 4 2 2 1 12 ( ) s(a) m f21as 1 2 3 4 1 12 14 1 18 2 s() s(a) f21s s m 2 4 8 1 12 14 1 1 1 1 f() ( ) 14 f 22ir2s183f (irf2) r 33 ?
irs2183/irs21834(s)pbf www.irf.com 16 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) 140 v 70 v 0 v figure 24. irs2183 vs. freque ncy (irfbc40), r gate =15  , v cc =15 v 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) figure 25. irs2183 vs . fre que ncy (irfpe50), r gate =10  , v cc =15 v 70 v 0 v 140 v 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) 140 v 70 v 0 v figure 26. irs21834 vs . fre que ncy (irfbc20), r gate =33  , v cc =15 v 20 40 60 80 10 0 12 0 14 0 1 10 100 1000 frequency (khz) 140 v 70 v 0 v figure 23. irs2183 vs. frequency (irfbc30), r gate =22  , v cc =15 v temperature ( o c)
www.irf.com 17 irs2183/irs21834(s)pbf 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) figure 27. irs21834 vs . fre quency (irfbc30), r gate =22  , v cc =15 v 140 v 70 v 0 v 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) 140 v 70 v 0 v figure 28. irs21834 vs . fre que ncy (irfbc40), r gate =15  , v cc =15 v 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) 70 v 0 v figure 29. irs21834 vs . fre que ncy (irfpe50), r gate =10  , v cc =15 v 140 v 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) figure 30. irs2183 s vs. frequency (irfbc20) , r gate =33  , v cc =15 v 140 v 70 v 0 v
irs2183/irs21834(s)pbf www.irf.com 18 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) 140 v 70 v 0 v figure 31. irs2183s vs. frequency (irfbc30), r gate =22  , v cc =15 v 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) 0 v figure 32. irs2183 s vs. frequency (irfbc40), r gate =15  , v cc =15 v 140 v 70 v 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) tempreture ( o c) figure 33. irs2183s vs. frequency (irfpe50), r gate =10  , v cc =15 v 140 v 70 v 0 v 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) 140 v 70 v 0 v figure 34. irs21834s vs. frequen cy (irfbc20 ), r gate =33  , v cc =15 v
www.irf.com 19 irs2183/irs21834(s)pbf 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) 140 v 70 v 0 v figure 36. irs21834s vs. frequency (irfbc40), r gate =15  , v cc =15 v 20 40 60 80 100 120 140 1 10 100 1000 frequency (khz) temperature ( o c) figure 37. irs21834s vs. frequen cy (irfpe50), r gate =10  , v cc =15 v 140 v 70 v 0 v 20 40 60 80 10 0 12 0 14 0 1 10 100 1000 frequency (khz) 140 v 70 v 0 v figure 35. irs21834 s vs. frequen cy (irfbc30), r gate =22  , v cc =15 v temperature ( o c)
irs2183/irs21834(s)pbf www.irf.com 20 01-6014 01-3003 01 (ms-001ab) 8-lead pdip 01-6027 01-0021 11 (ms-012aa) 8-lead soic 87 5 65 d b e a e 6x h 0.25 [.010] a 6 4 3 12 4. outline conforms to jedec outline ms-012aa. notes: 1. dimensioning & toleranc ing per asme y14.5m-1994. 2. controlling dimension: millimeter 3. dimensions are shown in millimeters [inches]. 7 k x 45 8x l 8x c y footprint 8x 0.72 [.028] 6.46 [.255] 3x 1.27 [.050] 8x 1.78 [.070] 5 dimension does not include mold protrusions. 6 dimension does not include mold protrusions. mold protrusions no t to exc eed 0.25 [.010]. 7 dimension is the length of lead for soldering to a substrate. mold protrusions no t to exc eed 0.15 [.006]. 0.25 [.010] cab e1 a a1 8x b c 0.10 [.004] e1 d e y b a a1 h k l .189 .1497 0 .013 .050 basic .0532 .0040 .2284 .0099 .016 .1968 .1574 8 .020 .0688 .0098 .2440 .0196 .050 4.80 3.80 0.33 1.35 0.10 5.80 0.25 0.40 0 1.27 basic 5.00 4.00 0.51 1.75 0.25 6.20 0.50 1.27 min max millimeters in c h e s min max dim 8 e c .0075 .0098 0.19 0.25 .025 basic 0.635 basic case outlines
www.irf.com 21 irs2183/irs21834(s)pbf 01-6010 01-3002 03 (ms-001ac) 14-lead pdip 01-6019 01-3063 00 (ms-012ab) 14-lead soic (narrow body)
irs2183/irs21834(s)pbf www.irf.com 22 carrier tape dimension for 8soicn code min max min max a 7 .9 0 8.1 0 0. 31 1 0 .3 18 b 3.90 4.10 0.153 0.161 c 11.70 12.30 0.46 0.484 d 5 .4 5 5.5 5 0. 21 4 0 .2 18 e 6 .3 0 6.5 0 0. 24 8 0 .2 55 f 5 .1 0 5.3 0 0. 20 0 0 .2 08 g 1 .5 0 n/a 0.059 n/a h 1 .5 0 1.6 0 0. 05 9 0 .0 62 m etr ic im p erial reel dimensions for 8soicn code min max min max a 329.60 330.25 12.976 13.001 b 20.95 21.45 0.824 0.844 c 12.80 13.20 0.503 0.519 d 1 .9 5 2.4 5 0. 76 7 0 .0 96 e 98.00 102.00 3.858 4.015 f n/a 18.40 n/a 0.724 g 14.50 17.10 0.570 0.673 h 12.40 14.40 0.488 0.566 m etr ic im p erial e f a c d g a b h n ot e : co ntrolling d imension in mm load ed ta pe feed direction a h f e g d b c tape & reel 8-lead soic
www.irf.com 23 irs2183/irs21834(s)pbf carrier tape dimension for 14soicn code min max min max a 7 .9 0 8.1 0 0. 31 1 0 .3 18 b 3.90 4.10 0.153 0.161 c 15.70 16.30 0.618 0.641 d 7 .4 0 7.6 0 0. 29 1 0 .2 99 e 6 .4 0 6.6 0 0. 25 2 0 .2 60 f 9 .4 0 9.6 0 0. 37 0 0 .3 78 g 1 .5 0 n/a 0.059 n/a h 1 .5 0 1.6 0 0. 05 9 0 .0 62 m etr ic im p erial reel d im ension s for 14so ic n code min max min max a 329.60 330.25 12.976 13.001 b 20.95 21.45 0.824 0.844 c 12.80 13.20 0.503 0.519 d 1 .9 5 2.4 5 0. 76 7 0 .0 96 e 98.00 102.00 3.858 4.015 f n/a 22.40 n/a 0.881 g 18.50 21.10 0.728 0.830 h 16.40 18.40 0.645 0.724 m etr ic im p erial e f a c d g a b h n ot e : co ntrolling d imension in mm load ed ta pe feed direction a h f e g d b c tape & reel 14-lead soic
irs2183/irs21834(s)pbf www.irf.com 24 ir world headquarters: 233 kansas st., el segundo, california 90245 tel: (310) 252-7105 order information leadfree part marking information lead free released non-lead free released part number date code irxxxxxx yww? ?xxxx pin 1 identifier ir logo lot code (prod mode - 4 digit spn code) assembly site code per scop 200-002 p ? marking code s the soic-14 is msl3 qualified. this product has been designed and qualified for the industrial level. qualification standards can be found at www.irf.com data and specifications subject to change without notice. 6/19/2006 the soic-8 is msl2 qualified. 8-lead pdip IRS2183PBF 8-lead soic irs2183spbf 8-lead soic tape & reel irs2183strpbf 14-lead pdip irs21834pbf 14-lead soic irs21834spbf 14-lead soic tape & reel irs21834strpbf


▲Up To Search▲   

 
Price & Availability of IRS2183PBF

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X